Skip to main navigation Skip to search Skip to main content

Effect of high temperature storage on the stress and reliability of 3D stacked chip

  • Tengfei Jiang
  • , Chenglin Wu
  • , Peng Su
  • , Pierre Chia
  • , Li Li
  • , Ho Young Son
  • , Min Suk Suh
  • , Nam Seog Kim
  • , Jay Im
  • , Rui Huang
  • , Paul S. Ho
  • University of Texas at Austin
  • Cisco Systems
  • SK Corporation

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageEnglish
Title of host publicationProceedings - Electronic Components and Technology Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1122-1127
Number of pages6
ISBN (Electronic)9781479924073
DOIs
StatePublished - Sep 11 2014
Externally publishedYes
Event64th Electronic Components and Technology Conference, ECTC 2014 - Orlando, United States
Duration: May 27 2014May 30 2014

Publication series

NameProceedings - Electronic Components and Technology Conference
ISSN (Print)0569-5503

Conference

Conference64th Electronic Components and Technology Conference, ECTC 2014
Country/TerritoryUnited States
CityOrlando
Period5/27/145/30/14

ASJC Scopus Subject Areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Effect of high temperature storage on the stress and reliability of 3D stacked chip'. Together they form a unique fingerprint.

Cite this